So, in order to multiply the input currents I, and I, we can square both the sum and the difference of these currents and then subtract the results from eachother.
I . INTRODUCIION
The quarter square principle is a well known technique to realize a multiplier. Various multipliers based on this principle have been reported So, in order to multiply the input currents I, and I, we can square both the sum and the difference of these currents and then subtract the results from eachother. In the next section a suitable current squarer will be described. In section III, two of these squaring circuits will be combined to realize the fourquadrant current multiplier. Section IV describes second-order effects. The results of simulations and measurements on both the squaring circuit and the complete multiplier are presented in section V.
n. THE CURRENT-SQUARING CIRCUIT
A schematic diagram of the squaring circuit is shown in fig. 1 
If the body-effect is represented as a change in threshold voltage as a function of the source-bulk voltage it is easily seen that the effect is equal for transistors Mi and M.I and transistors M2 and M s Therefore, +v;l will be equal to 6 4 and V n will be equal to 6 3 and the threshold voltages can be dropped from eqn. (5). If we assume equal transistors and neglect the slight influence of the body-effect on ki, k2, k3 and k4 these factors can also be dropped. The result is:
This relation is temperature and process independent. The currents I1 and 12 are each forced equal to IB. Therefore eqn. (6) becomes:
G+G=G+dG
From (7) we can obtain an expression for the current I3+14, which is the output current of the circuit:
Or:
q+dr$=a However, this relation is only valid if all transistors operate in the saturation region. This imposes some restrictions on the input current range. If Ij,, =0, the draincurrent of transistors M I , M2, M3 and M4 will be equal to IB. If Ii, increases in either direction, the current through transistors M i and M2 will remain constant but the current through either M3 or M4 will increase while the other decreases. The maximum input current is reached when I3 or I4 becomes zero. From equations (8) and (10) the following expressions for I3 and I4 can be derived:
These currents are both larger than or equal to zero if the input current is restricted to:
The current through the current mirror M s & is equal to Il+I4 and is therefore larger than I4 and does not add an extra restriction to the range of Ii,,. Outside the interval specified by (14) the output current increases linear with
Iin -
It can be shown that the value of the input resistance Rj,, of the circuit is dependent of the input current Ii,,. The circuit can be improved by adding two current sources with value IB at both sides of the current mirror as illustrated by fig. 2 .
In that case the current through the current mirror becomes equal to the current through transistor M4. Substituting the expression for this current (eqn. Fig. 3 The two ertra current somtsjbmjig. 2 can be replaced by an ertra current mirror, which simplyjies the biasing of the circuit.
-
The fact that the current through the current mirror equals the current through transistor M4 implies further that apart from an offset due to the body-effect the gate-source voltage of M s equals the gate-source voltage of M4. Therefore, the sum of the gate-source voltages of Ms and M3 will be constant and independent of the input current. This means that the voltages at nodes A and B in fig. 2 will be constant, which is favourable for the high-frequency behaviour of the circuit.
The fact that the voltage at node B remains constant implies that the two extra current sources needed in fig. 2 can be replaced by an extra current mirror as shown by fig. 3 . The circuit now becomes fully symmetrical and node B can also be used as a second input. The effective input current is equal to the normal input current minus the input current at node B. Fig. 4 shows how we can realize a complete four-quadrant current multiplier using two current squarers. The input currents of the squaring circuits are (Iy -I,) and (Iy + Ix). It 
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f o l l m from eqn. (11) that the output currents IOl and 102 will be equal to:
So, the difference I , will be:
The input current range of the multiplier follows from (13) and is equal to:
W. SECOIUD-~RDER EFFEcrs In the previous sections secondader effects like mobility reduction, channel length modulation and component mismatch were neglected. These effects will be considered in this section.
A. Mobility Reduction
The mobility reduction in an MOS transistor can be modeled as follows:
The mobility reduction parameter 8 is process dependent 
B. Chmvrel length Modulatiost
In the current squaring circuits cbannel length modulation could cause an error in the transfer of the current mirror Ms, & due to the difference between the drain-source voltages of Ms and I & . if the voltage at the output of the circuit varies, channel length modulation could also occur in transistors M3 and
If short channels are used it might be neccessary to ascode the output of the circuit.
C. Component Mirmatches
Another possible source of errors is component mismatch. In the current squaring circuits component mismatches could result in slightly different values for the current sources IB. The result will be an input offset current.
If a mismatch in the threshold voltages of transistors MI.. MS occurs, these voltages can not be dropped from eqn. (5). It can be shown that such a threshold mismatch has the same effect as an error in the value of IB.
The most serious errors occur from a mismatch between transistors M3 and or an error in the current mirror M5, M6. These mismatches result in aq output current that contains terms linear with Ii,, and Ii,, .
SIMULATED AND MEASURED RESULTS
SPICE simulations were performed for both the current squarer and the complete multiplier circuit. The simulations showed that a -3dB bandwidth of 50 M H z is feasible using transistors with a channel length of 10 um. This corresponds to the following approximation that can be derived for the -3dB frequency:
Where gmJe is the transconductance of a transistor with drain current I ' and C , is the gate source capacitance of the transistors. The circuits have been realized on the ACMA semicustom chip fabricated in the UT CMOS process. All transistors had a channel length of 10 pm and a channel width of 50pm. Fig. 4 shows the measured output current of the current squaring circuits and its first derivative. The response is the same for all three versions of the circuit. The value of the bias current I ' was 100pA. It can be seen that the square-law behaviour is very good. For input currents outside the range specified by (13) the output current increases linear with the input current as expected. The response of the complete multiplier circuit has also been measured. Fig. 6 shows a plot of the output current as a function of one of the input currents (I,) while the other input current (1;) remains fixed. From the derivative DI it can be seen that the multiplier has a very good linearity. If the non-linearity NL is defined as max. deviation from a linear response max. output current the non-linearity is less than 1% over the entire input current range specified by (19) . If the input currents are restricted to 50% of their maximum value, the nonlinearity becomes less than 0.2%.
*loo%, NL= 
VI. CONCLUSION
A new CMOS four-quadrant current multiplier has been presented. The circuit features a large -3dB bandwidth, a good linearity and an approximately constant input impedance and is insensitive to temperature and process variations. Furthermore the circuit does not suffer from the body effect so it is not neccessary to place transistors in individual wells.
